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The rypes of applications affected by radiation effects in W-V devices have significantly changed 
over the last four decades. For mOSt applications W-V ICs have provided sufficient radiation 
hardness. Some expectations for hardened soft error applications did not materialize until much later. 
Years of research defined that not only material properties. but device SlrUctures. layout practices 
and circuit design influenced how m-v devices were susceptible to certain radiation effects. The 
highest perfonnance ill-V ICs due to their low power-speed energy products will provide challenges 
in ionizing radiation environments from sea level to space. 
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1. Introduction 
The concept of radiation effects in electronics bas cbanged significanIly over the last half 
century. Initially from nuclear weapons and reactor applications to space effects and 
background terrestrial sources eacb application requires a special understanding of the 
radiation source and the delivery spatially and temporally to the target material. Once the 
incident energy enters the target material it transfers into the electrical circuit (ionizing 
radiation) or modifies the semiconductor crystal (displacement damage). Tbis review 
explains bow bigh-speed ill-V integrated circuits are affected by radiation. Neither the 
incident particle types or the basic pbysics of the particle interaction bas changed; only the 
size, materials and switcbing energy requirements of our circuits have changed 
dramatically. Today rcs switch on the order of I,ooos of electrons, instead of tens of 
millions electrons switcbed per bit in the 1970's. Due to this continual reduction of 
switcbing energy, more background particles can influence device operation. Compound 
semiconductor rcs bas led this reduction of power-speed products (Joules/gate). Low 
power-speed product circuits are susceptible to more ionizing particles in the environment 
than with earlier generation electronic technologies. 
Compound semiconductors were pursued in Department of Defense research to 
provide a substantial improvement over silicon-based rcs. In most cases, the first GaAs 
integrated circuits provided promising rad-hard results that supported the use of ill-V 
devices for the military needs for high performance res.' The lack of oxides and wider 
band-gaps led many to believe that all ill-V rcs would provide radiation-hardened rcs 
without substantial modifications. However, the substitution of material alone could not 
provide radiation-bardened devices at a time wben feature sizes, geometries. new 
structures and circuit topologies contributed to sensitivities to fast local ionization, i.e. 
single event effects (SEE). The following review of radiation effects in the high-speed 
compound semiconductors outlines the past bistory and future directions. Before 
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investigating the specifics, the cause for some misunderstanding lies in understanding the 
types of radiation effects. The following provides a brief summary of the most common 
radiation effects, background in our learning process on radiation effects in [II-Vs, 
specific issues describing the advantages and disadvantages observed in compound 
semiconductor ICs, and the author's expectations of the future susceptibility of III-V ICs. 
1.1. Radiation effects calegories 
Radiation can mean any source of energy that in influences the operation of electronic 
devices. Light and heat can be considered radiation. However, specifically when the term 
radiation effects are used this refers to the situation where concentrated energy has 
influence on electronic devices beyond the normal realm of applied voltage. 
Semiconductors predominanUy interacts with electrons, photons and phonons on the 
order of a couple of eVs. Any particle more energetic than thermalized electrons could be 
considered radiation. An example of such particles would be gammas from a couple eV 
up to Ge V beavy ions in space. Tbese various radiation sources can cause reliability 
problems anywbere from temporary loss of data, circui t degradation, loss of functional 
operation to destruction of the semiconductor device, either by ionizing carrier densities 
to very high levels, or creating defects above background levels. 
In the field of radiation effects in electronics we must divide the source characteristics 
and the delivery of tbese high-energy particles into subsets of effects regardless of the 





total dose or total ionizing dose (TID), 
dose rate, gamma dot, 
single event effects (SEE), and 
displacement damage effects 
The first three categories generally relate to ionizing radiation, where high-energy 
particles create electron and holes in pairs. In the last category, higher energy particles 
can not only ionize electrons but wiU introduce the atomic displacements in the 
semiconductor lattice. Sucb displacement introduces defects that alter the electrical 
properties of the semiconductor. Therefore depending on the environment, ionizing and 
displacement damage effects can occur, or only ionizing (charged particles, photons) or 
only displacement damage by uncbarged particles (neutrons). 
One common misperception is that the resilience of a technology against one of the 
several radiation effects implies that the technology is immune to all radiation effects. It 
is vital that the designers of devices, circuits and systems be aware of the high energy 
particles available in their operating environment be it, sea level. high altitude avionics, 
near heavy metals, space or strategic weapon environments. The device must be 
characterized for each aspect of the radiation environment. 
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1.l.1. Toral Dose Effecrs 
The total dose environment refers to the absorbed dose of energy in rads (ergs/g) that the 
semiconductor material has been exposed to. If the target material is silicon the unit of 
radiation is referred as Rad(Si). Total dose only accounts for absorbed energy for ionizing 
electrons. Other names for these effects are gamma, or total ionizing dose. Such 
environments would include: 
• Gammas, electrons, protons in a space environment 
• X-rays, garruna radiation from nuclear weapon detonations 
• Gammas emitted from radioactive material 
The most susceptible transistor materials to total dose effects are insulators. Ionized 
positive charges in an oxide move relatively slow (possibly years to move microns). 
Charges trapped in oxide-insulated field effect transistors (FET) shift threshold voltages. 
Charge trapped in gate or field oxides alters the device characteristics. Due to the lack of 
oxides in ill-V devices compound semiconductor ICs have not shown serious 
degradation to total dose effects. ill-V MESFETs or HEMTs are essentially immune in 
the harshest total dose environments. 
1.1.2. Dose Rare Effecrs 
Dose rate effects relate to the rate of absorbed ionizing dose is occurring, independent of 
the total dose. The effect is only discussed in the design of devices that must operate and/ 
or survive in the vicinity of a nuclear event. Such rates are described in units of Rad/sec 
absorbed, i.e. 109 Rad/sec. Even though a dose rate of 10" Rad/sec appears high the 
source of radiation may only exist for several nanoseconds, thus the total absorbed dose 
is on the order of thousands of Rad(Si). High dose rates during the irradiation period 
conven a semi-insulating substrate into a highly conductive substrate for nanoseconds. 
Power and ground buses on the substrate become linked in temporary low impedance 
paths usually resulting in damage due to high currents. Hardening to dose rate effects 
requires considerable attention to circuit layout, packaging and power bus design. 
Insulating or high resistivity substrates do provide the best protection to dose rate 
effects. Semiconductors materials with wide band-gaps (i.e. low intrinsic carrier 
densities) are the most desirable. Wide band-gap compound semiconductor devices 
produce lower photocurrents than silicon-based ICs. 
In recent years the term "dose rate" has also been applied (to the opposite extreme) lO 
testing of total dose effects using Co'" gamma sources. When radiation testing oxides the 
amount of oxide trapped charge is dependent on the experiment's dose rate. The dose 
rales of total dose experiments are operated from mRad/sec to lOO's of Rad/sec much 
lower and much longer periods than dose rate effects related to nuclear events. 
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1.1.3 . Single Event Effects 
The two previous ionizing effeclS relate to absorbed dose over the complete Ie. The 
situation of an individual energetic particle inducing errors or failure to an individual 
circuit node, or device is categorized as a Single Event Effects (SEE). Unlike Total dose 
and dose rate effects which have been examined since the 1950's, SEE only became 
known once elecrronjc devices had minialUrized to require switching energies 
comparable to energy transferring cosmic rays in the space environment' and then alphas 
from packaging materials in 1978-' Wallmark in 1962 had predicted that eventually 
cosmic ray interaction would become a reliability issue.4 In 1990's neutrons at aircraft 
altitudes were recognized to induce SEE' In the late 1980's soft errors from solder 
emitting alpha particles forced IC manufacturers to obtain low aJpha or aJpha-free 
solder' The environments that can induce SEE have and will increase with IC 
generations that continue to lower power-speed products. 
GaAs SRAMs early on showed some susceptibility to SEE, which became its 
Achilles' heel for radiation applications requiring SEE immunity.' Early predictions 
expected SEE immunity would be based on the larger band-gaps to create less ionization 
than observed in a Si substrate. The high speed llI-V circuilS operated on much smaller 
switching energies due to low voltage swings, low capacitance and additionally had long 
diffusion lengths in semi-insulating substrates and non-insulating gates that amplified the 
SEE susceptibility. Today much more is understood about SEE in Ill-V integrated 
circuits, and the capabilities of new growth, materials and circuit techniques can provide 
designs hardened for SEE. 
1.1.4. Displacement Damage Effects 
Displacement damage introduces defects in semiconductors. The electron and proton Van 
Allen belts, neutrons from nuclear events. or implantation in manufacturing are all 
environments where displacement damage is observed. Low-doped or intrinsic structures 
such as solar ceUs and detectors are sensitive to displacement damage effects. Mid-gap 
defects increase trapping and recombination processes, analog devices such as bipolar 
transistors that are highly dependent on base recombination normaUy degrade due to 
displacement effects. 
The displacement energy transferred to a crystal lattice is referred as non-ionizing 
energy loss (NIEL), and the electrical defeclS introduced is related to the binding energies 
of the atoms, tbe band structure, and defect transport in the semiconductor. Compound 
semiconductors like the Group 4 semiconductors can vary their response to displacement 
damage effects. Intrinsic and low-doped semiconductors are most vulnerable to defects 
introduced by displacement damage. Depending on the application, one or more of the 
previously mentioned radiation effects will require characterization. In the next section 
the chronologically of those applications are discussed. 
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2. Background 
In Table 1 a chronological listing of initial events in the study of ill-V radiation efIects 
ICs is sbown. Examining Table I by the types of studies performed these studies can be 
divided into three general periods or applications. 
• Cold War radiation studies (1960's through 1980's) - Application of ill-Vs ICs to 
military applications, mainly analog amplifiers and photodetectors. Radiation effects 
related to neutron, tOlai dose and dose rate effects were imponant to these 
applications. Most of this work was on discrete devices. 
• Space systems use of ill-V devices (1980's - 1990's) - The prospeCt of replacing 
CMOSISOS and Si technologies with digital GaAs ICs required radiation 
characterization in total dose and SEU. 
• High-speed communications (1990's- 2000+) - The advent of high speed ill-V ICs 
(GaAs, loP) for Ioternet and wireless applications require low bit error rates. 
Applications in both space (cosmic particles) and terrestrial (solder emitting alphas) 
are susceptible to SEE (i.e. soft errors). These new high speed ICs required 
understanding of radiation effects at high frequencies. 
Future application of compound semiconductors will further require radiation effect 
studies in, 
• Higb power ill-V devices - The future use of GaN and SiC for microwave and low 
frequency power in military and commercial space applications will require 
knowledge of displacement damage and ionizing effects. 
Table I - Timeline of Radiation Effects firsts related to ill-V devices 
Year Event 
1961 Electron radiation effects on unipolars' 
1970 Neutron irradiation of GaAs JFE'J's9 
1978 Tolal dose measurements? on GaAs MESFETsLO 
1979 First dose rate study or GaAs FETsL L 
Dose rate studies on GlAs ICs12 
1981 Dose rate effects on GaAs photodetecrors Ll 
1982 Dose rate latchup studies in GaAs ICl; \4 
1983 First JFET SRAM SEU proton experiments' 
First JFET SRAM heavy ion SEU experiments lJ 
1991 First GaAs MESFET SEU data from space experimentsl6 
1995 First experiments on dynamic SEU testing of GaAs SEU !? 
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Chaffin summarizes early work on radiation damage in GaAs in 1973.'8 A further 
review of total dose, dose rate and displacement damage (mainly neutrons) has been 
presented by Simons'. Zuleeg presented a chapter on radiation effects in 1985 that 
reviews the work on weapons effects and emerging space applicalions. 19 Sroll cl aJ 
provided a review of radiation effects in ICs including a section on GaAs effects.'" 
Zuleeg provided an extensive review article in 1989." Zuleeg's work provided a 
thorough discussion on dose rate and neutron damage effects and later discusses the SEU 
work on Complementary JFETs. 
There was a large amount of open literature up to the mid-1980's investigating total 
dose and dose rate effects on GaAs. Much of this work showed that GaAs ICs were 
superior (0 silicon-based ICs in the weapon environments where dose rate, neutron 
displacement and total dose effects are imponant." Most of the devices in these 
applications were discrete transistors and pholodeleclors. 
In other applications such as space, where memory and logic ICs in satelute systems 
were required, digital GaAs technologies were just becoming available. Since these ICs 
were in their infancy in the early 1980's, uttle data was avai lable on any radiation effect, 
particular SEE. Additionally the SEE field started in the early 1980s after May et aI's 
work in Si DRAMs.' The only ill-V ICs available at the time were SRAMs that showed 
excellent total dose hardness but few results were available in the 1980's on GaAs SEU." 
Since uttle concrete SEU data was available and GaAs ICs had shown tolerance to total 
dose effects the general assumption was the SEU issue would not be important. 
Despite some optimistic expectations, the SEE performance of digital circuitry based 
on compound semiconductors was essentially no beuer than that of non-hardened silicon 
CMOS. The CMOS/SOS technologies and CMOS/SOl SRAMs showed superior 
radiation hardness to the reponed GaAs SEU resultsH From the late 1980's to the mid-
1990's investigations utiuzed circuit modeung similar to Si SEE radiation studies, but the 
problems required deeper understanding with device simulation in the early 1990's. The 
2-D modeung codes were becoming avai lable in the early 1990's that allowed researchers 
to study the SEE phenomena.n Additionally the experimental dala into charge collection 
mechanisms was available by the early I 990'S.24 The reasons for the SEE sensitivity were 
several fold, small power speed products," long diffusion lengths in semi-insulating 
substrate, backgating and parasitic bipolar transistor effects in the charge collection 
process and material ionization rates." In 1995 McMorrow et al presented a review of 
Ihese GaAs SEE mechanisms." The advantage of GaAs's e-h pair ionization eneq,'Y 
(4.8eV) over Si (3.6eV) was nOl sufficient to outweigh the other disadvantages. In the 
mean time the size of VLSI Si and CMOS/SOl far outpaced the perfomlance of GaAs 
SRAMs and microprocessors in gale count and performance/cost ratio. 
By 1995 solutions were available to make GaAs ICs irnmune to SEE", and for a shan 
time Motorola was ramping up capability to manufacture rad-hard large high-speed GaAs 
ICs for the Celestri sate!tite constellation." However market pressures eliminated 
Celestri. and Motorola joined with Teledesic, thus dropping the digital GaAs effort. 
During this time the Motorola's rad-hard digital GaAs technology was incorporated into a 
rew salellite systems. 
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Today many high-speed communications circuits are heing transitioned to other III-V 
technologies (i.e. lnP-based) from GaAs FET ICs. Many of these applications require 
optoelectronic capability and high-speed requirements that for the most pan are only 
available with direct-bandgap III-V ICs. A small subset of these applications is used in 
military and commercial space applications. But instead of SRAMs and microprocessors, 
which were the focus in the 1980's, researchers bave investigated these new types of 1Il-
V ICs in such applications as crosspoint switches and Application Specific rcs (ASICs). 
SEE is still the critical radiation effect for the majority of applications, but testing and 
studies bave migrated to high speed dynamic testing where unlike a decade ago all SEE 
studies concentrated on soft errors in SRAM storage. Additionally the designs of 
consumer ICs in terrestrial applications are requiring radiation related reliability studies. 
The terrestrial sources are atmosphere neutrons; package or solder emitted alpha 
particles, or cosmic particles at sea level. 
Looking ahead, the transfer of GaN and SiC-based devices to high power space 
applications will also require new studies on displacement damage, destructive SEE 
effects, and possible passivation issues with total dose effects. The extensive study by 
DoD laboratories in the 1970's and 1980's is less applicable to the new class of III-V ICs 
because new compounds, different device structures, geometries and fabrication methods 
exist today than those used two to three decades ago. 
3. Specific Effects in m-Vies 
3.1. Why are IIl-VIes resilienllo lolal dose and displacemenl damage? 
The absence of oxides in III-V transistors was a major advantage that III-V FETs and 
HBTs had over the MOSFETs for total dose effects. If Si MESFETs or JFETs were 
available for circuits, they also would provide higber thresholds to total dose effects over 
MOSFETs. Tbe III-V substrate material was indirectly responsible for this advantage 
hecause gate-insulating oxides were not available. CofJ) gamma testing provided many 
exceptional results for GaAs ICs, all above the Mrad(Si) level. MMlCs are shown to 
operate above 109 rads hefore degradation." GaAs JFET SRAMs showed operation to 
l00Mrad(Si).'" These levels are magrtitudes above those required for the most severe 
natural environments. 
Displacement damage from neutrons showed levels hetween 10" to 1O!6 nlcm2.'! In 
comparison studies in 1994 of neutron fluence damage on Si JFETs, Si MOSFETs, GaAs 
MESFETs, the GaAs devices were unaffected to 55Mrads." For both total dose and 
displacement damage effects devices fabricated on epitaxial material normally performed 
better than ICs in ion-implanted processes. 
Tbe insensitivity of III-V devices to these radiation effects was well known by the 
early 1980's. Several defense contractors had positioned themselves to provide radhard 
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GaAs ICs for the DARPA's GaAs initiative, which developed high perfonnance ICs for 
military systems. Several other factors also came together in the early 1980's. One was 
the personal computer flourished, increasing the overal l demand for cheap ICs (i.e. bulk 
CMOS), thus increasing commercial demand tbat eventually attracted IC defense 
contractors to move into the commercial market. By the end of the 1980's almost all of 
the initial DoD GaAs foundries had migrated into commercial microwave or ASIC 
products. Second, the soft error phenomena (i.e. SEE) became important in the radiation 
effects field, not solely because of materials, but also due to reduced feature size. The 
GaAs devices further pressed lithography and lowered power-speed products to obtain 
the bighest performance to keep ahead of Si benchmarks. A third factor to exacerbate the 
SEE was the semi-insulating substrates. The dose rate effeclS in GaAs benefited over Si 
substrates due to the bigher resistivity but the high densilY of the GaAs material provided 
higher ionization of carriers per unit length than silicon substrates. 
3.2. Wily is tllere a IIigll sensiJivity to soft errors in 11I-Vies? 
The three factors previously mentioned, small feature size, high resistivity substrates and 
the higher ionization per unit length lurned tbe 1lJ-V FETs and HBTs into efficient 
detectors. This was not recognized at first. The first SEU results in MESFET and JFET 
SRAMs did not provide the required soft error rates for space systems." When poor 
results were observed it was not normally published.33 By the late 1980's some GaAs IC 
manufacturers had to provide SEE solutions to continue to attract DoD support. The 
initial approaches to SEU hardening GaAs ICs examined circuit techniques that were 
similarly used in Si memories.34 Resistive and capacitive circuit approaches were 
attempted on CJFET SRAMs;22 others utilized redundancy," while other investigated 
superlauices to isolate the subslrate.' 6 
To understand the SEE sensitivity we need to look at electron and hole carrier 
generation in the semiconductor, the carrier transport and how charge collected at the 
contacts influence the circuit. Photocurrent generation in a semiconductor is related to 
two parameters, creation energy for an electron-bole pair and the density of the material. 
The creation energy is proportional to the band-gap of the semiconductor as shown by 
Klein. 37 The band structure of the semiconductor requires conservation of momentum and 
energy to absorb the kinetic energy of the incident particles. thus the energy to move a 
valance electron to the conduction band requires higher energy to conserve energy and 
momentum with the band structure. The density of the material determines how much 
matter is available for interaction in a particular volume. Therefore the amount of free 
carriers released is calculated from. 
(MeV * cm2 ) ehp . gm 
LET (ehp / um ) = LET x £,(-) x derlSfty (-,) 
mg eV em 
(I) 
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where LET is the linear energy transfer of a particular incident ion and E; is the creation 
energy for an electron-hole pair. LETs for heavy ions in space range between I to 100 
MeV/mg/cm'. Table 2 includes a summary of electron-bole pair ionization and band gap 
for various compound semiconductors and Table 3 provides the charge ionized per unit 
length in the semiconductor.38 
Table 2 - Electron-hole pair ionization energies for various semiconductors. 
Semiconductor E,(eV) El (eV) 
Ge 0.66 2.60 
lno..,Gao.>lAs 0.75 2.85 
Si ... Geo .. 1.03 3.63 
Si 1.12 3.64 
loP 1.35 4.53 
GaAs 1.43 4.75 
AIo.,GaoJAs 2.06 6.52 
AlAs 2.17 6.83 
SiC 2.86 8.76 
GaN 3.4 10.3 
AIN 6.1 17.8 
Table 3 gives a direct comparison of various semiconductors for the ionization 
induced by an ion with a LET of I MeV/mg/cm' . The founb column provides the 
ionized cbarge (fC) in the conduction band per micron of material in the penetrating ion's 
path. Comparing GaAs to Si, if an ion penetrated two equivalenI volumes of Si and 
GaAs, the GaAs malerial would have 70% more free carriers produced. As can be seen in 
this table, compound semiconduclors with heavy masses such as the In-based materials 
provide even higber free carrier densities, and in contrast low Z compound 
semiconductors sucb as GaN and SiC are expected to produce lower amounts of carrier 
ionization. Back in the 1980's the incorrect assumption was that the higber band gap of 
GaAs (compared to Si) alone would provide the radiation hardness, the density was not 
addressed. 
The other two issues for SEE susceptibility were the new feature sizes associated with 
the new circuit designs and the higb resistivity substrates. Due to the nature of the JFET 
and MESFET logic gates, the power supplies were below 2 volts; the lower gate 
capacitances and the small area gates provided fairly low power-speed switching 
energies, a very beneficial aspect for bigb performance integrated circuits. The reduced 
switching energy increased SEE susceptibility. In some MESFET SRAM designs with 
impedance loads the circuit only required 5 fC of charge to induce a bit flip." Figure I is 
a compilation of previous reponed data" and the author's notes estimating 
geosynchronous orbit heavy ion soft error rales using the Peterson heavy ion equation. 
The progression of each tecbnology generation is to move left on the plot to lower energy 
products. Hardening with substrale techniques reduces SOfI error rates. This is observed 
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with both III-V approaches with low lemperalure grown (LTG) buffers or wilh insulating 
buried oxides (CMOS/SOl). Particular with III-V FETs, devices with improved gale 
isolation (i.e. HFETs) provide lower sofl error rales and lower power speed producls. 
Table 3 - Charge per unit length of LET = I MeV/mg/cm2 in various semiconductors. 
fC/urn Divide LET by X 
Target Semiconductor eV I Den~ity for an LET=I for pC/um collected 
eh-pair (grnlcm') MeV/rnglcrn! 
S; 3.6 2.32 10.4 97 
GaAs 4.8 5.32 17.8 56 
InP 4.5 4.81 17.1 58 
Lno.47Gao.5}As 2.9 5.49 30.3 33 
SiC 8.7 3.21 5.9 169 
GaN 10.3 6.11 9 .5 105 
The additional issue was the high reSISlJvIly semi-insulating substrate. The semi-
insulating substrale is ideal for isolalion bel ween transislors, and also eliminaled 
addilional sleps for isolation. When carriers are ionized the region in the substrale acts 
Comparison of Soft Error Rates 
10 I. L _ _ ~"";"" __ -==::: ___ ~"":"""L_~ ___ ~ 
10·) 10 2 10.1 11}1l 101 102 
Power-Speed Product (pJ) 
Fig. 1 - Geosynchronous orbit soft error comparisons for various Ie technologies. 
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like a depleted intrinsic detector due to the undoped or low-doped substrate. Carriers 
ionized in tile depleted substrate andlor within a cliffusion length of critical depletion 
regions accumulate carriers due to an electric field in the device. In CMOS/SOS or 
CMOS/SOl technologies that showed excellent SEU immunity, the sapphire or buried 
oxide region prevented ionized carriers in the substrate to reach the drainlbody junctions 
in CMOS devices.'" In GaAs no wide band-gap or insulator barrier existed, and the high 
mobility of the GaAs substrate with the nanosecond carrier lifetime in undoped material 
provided diffusion lengths on the order of 5 to 10 microns. CMOS technologies on p-
doped silicon epitaxy provided more recombination than undoped silicon to carriers 
migrating from the Si substrate. 
Also attributable to the semi-insulating substrate is the floating body for FETs. Most 
of the GaAs ICs utilized FET structures that were susceptible to backchannel andlor 
bipolar effeclS" A similar phenomenon is present in partially depleted SOl transistors 
today. Holes collected in the floating body of a CMOS/SOl n-MOSFET back gate the 
transistor adcling source electrons to the initial carrier generation'! The clifference in the 
GaAs substrate was that the EL2 defect and the floating body were presen!. Various 
experimenlS and device simulation stuclies examined backgating and bipolar mechanisms 
that contributed to the SEE susceptibility.2 •. " The non-insulated gate of GaAs FETs also 
contributed by providing holes to be collected on the gate terminal directly lurning on the 
FET.'" 
3,3, How can GaAs les be made immune to SEE? 
The use of buried oxides in ill-Vs was not available in the 1990's to mimic the 
CMOS/SOl approacb to harden SEE. The only insulator available to utilize was 
superlattices." The superlattice approach was in the rigbt direction; to limit carriers 
reaching the channel from the substrate but the band structure of the superlattice trapped 
carriers that assisted in backgating.23 Adclitionally DX centers were present in A1GaAs-
GaAs superlaltices that contributed to trapping carriers. Other than using a potential 
barrier to block free carriers in the substrate, the only other approach was to kill the 
lifetime in the substrate. Proton and neutron irracliation bad been observed to reduce upset 
cross sections of GaAs ICs.27•42 In 1995 the use of defect rich non-stoichiometric low-
temperature grown GaAs buffer layers to reduce lifetime was proposed''. Earlier work 
bad sbown that the LTG GaAs buffers elintinated backgating in MESFETs.44 
implementation in several GaAs processes demonstrated excellent SEU immunity in 
GaAs memories.27•28 • ., In 1995 cligital GaAs ICs hardened to the complete coverage of 
radiatjon effects were available. Even though the radiation technical issues were solved 
no demand existed for rad-hard GaAs ICs. Tbe communications market absorbed the 
cligital GaAs IC foundries for consumer wireless and internet communications. 
Additionally other technologies were replacing the GaAs FET in cligital applications, 
SiGe and CMOS devices were just under the performance curve of GaAs FETs, and InP-
based Heterojunction Bipolar Transistor CHBT) technologies were above the curve. High-
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speed ECL Si ASICs were known to be SEE sensitive in static tests." SEE studies of m-
V ECL HBT technologies at high clock rates were a new issue to be studied for Bit Error 
Rates (BER) in SEE environments.27 
The soft errors observed in dynamic switching circuits is referred as Single Event 
Transient (SET) where the induced photocurrent produce transient signals in the logic 
producing errors in the bit stream. Various III-V circuits have been investigated [or SET 
in fiber optic link applications under beavy ion tests.'" 
Heavy ion broad beam experiments (as opposed to micro beam experiments) could 
not easily provide information on which nodes or devices in a VLSI circuit were 
susceptible. New tools became available in the radiation effects community to investigate 
inclividual transistors in a complex circuit Micro-beam ion beams and lasers were used to 
locate susceptible devices, Further the laser pulses used to generate carriers in micron-
sized locations could be synchronized with the circuit clock to study soft errors in relation 
to clock phase. Work bas progressed to utilize photoconductive sampung probes to 
measure the SEE induced voltage transients at inclividual transistors in a design.47 These 
experimenLal tools provided data to provide verification of circuit and device simulations. 
3.4. What was learnt/rom dynamic testing and analysis? 
Susceptibility for soft errors in clocked Jll-V ICs was first recognized when incorporating 
redundancy techniques by performing majority voting. I? In slower Si-based circuits 
redundancy was used often. either at the system, or circuit level. However at high speeds, 
voting becomes a significant portion of the clock period. A compromise between two 
rates, the scrub rate. i.e, the rate to write the majority vote result back into three locations, 
and the rate that the probability that 2 of 3 data registers can accumulate soft errors. The 
overhead of increase voting logic adds to the number of transistors susceptible to SEE. 
Further knowledge of tbe photocurrent persistence is important to determine the scrub 
rate. 
To study soft errors in bigh-speed logic a circuit is tested in a broad beam ion 
experiment and a bit-error rate is calculatcd for particular ion flucnce.'~K Running the 
experimeOl at various clock frequencies give different susceptibilities due to various race 
conditions in the iOlegraled circuit49 Micron-focused laser beams can be used to 
determine the most susceptible devices; the laser pulse can also be synchronized with the 
IC's clock to determine which phase of the clock is most susceptible. Photoconductive 
sampling probes have been used to provide in-situ measurements of voltage transients 
internal to the IC. Such an approach was used on GaAs MESFET and InP-based HBT 
technologies'? A surprising result to system designers of HBT ECL circuits was the 
ability al GHz clock frequencies to lose several clock cycles to an SEE, preventing 
accurate error correction to be applied to streaming data.5o System or circuit designs to 
mitigate such long streams of errors require data link resets. The source of the InP-based 
SEE susceptibility was charge collection from the semi-insulating substrate similar to 
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early GaAs FET issues. A solution was proposed to using lifetime killing buffer layers to 
eliminate the SEE susceptibility." 
3.5. Whal does Ihefulure holdlor IJ/-V leslor radiation ellecls? 
The radiation effects of space and weapons environments will continually require 
radiation-hardened microelectronics. However the flood of microelectronics into every 
know application and in such large quantities of low power-speed product transistors 
overlap many radiation sources in our terrestrial surroundings. alphas from solder or 
packaging. Borophosphosilicate glass (BPSG)," cosmic radiation at sea level , and 
byproduclS of neutrons at avionic alt itudes. Baumann provide a good review of these 
terrestrial issues.53 The neutron environment at aircraft cruising altitudes has required fly-
by-wire control electronics to be SEE hardened. 
The introduction of low density lJ1-V compounds such as GaN and SiC-based ICs 
should be promis ing to ionizing radiation applications. The capability to engineer the 
substrate by bandgap, introduce insulators (Gallium-on-Insulator)" or utilize non-
stoichiometric materials to control soft error susceptibility will further provide additional 
sol utions for lJ1-V ICs in soft error applications" The recent capability to manufacture 
GaAs on Si may not only provide a more competitive product to Si-based ICs, but may 
allow non-stoichiometric techniques to provide radiation hardness for space or terrestrial 
needs. The future looks promising with increasing capabilities to engineer Ill-V materials 
and devices to improve radiation hardening of les for future applications. 
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